Skip to main content
Link
Menu
Expand
(external link)
Document
Search
Copy
Copied
Hardware Design
Hardware Design
Demos
Getting Started
Basic Sequential Logic and FSMs
Simple Scalar Function Module
Simulation of the Module
A Polynomial Example
Fixed Point Design
Python Golden Model
System Verilog Implementation
Bus Basics and Memory‑Mapped Interfaces
Creating the Vitis IP
C Simulation and Synthesis
RTL Simulation
Packaging the Vitis IP
Building the FPGA bitstream and PYNQ Overlay
Accessing the IP from PYNQ
AXI4-Streaming
AXI4-Stream protocol
Streaming Average
Simulating and Viewing the Timing
Command-Response FIFO Interface
Overview
Polynomial Example
Loop optimization
Polynomial example
Support Material
Vitis and Vivado
Installing Vitis and Vivado
Windows-specific instructions
Launching Vitis and Vivado
Finding the FPGA part
Building and Simulating Projects with System Verilog Files
Building a Vivado Project with a PS
Building a Vitis HLS project
FPGA Boards
Setting up the Pynq-Z2 board
Setting up the RFSoC 4x2 board
Getting IP connectivity
GitHub Repository
Cloning the Repository
Installing the python package
NYU Remote Server
SSH connection
Fast-X GUI connection
Launching Vitis and Vivado
Using Python
NYU class
Course Units
Submitting Problem Sets
Labs
Conditional Subtraction Division
Theory
Building a Python Model
System Verilog Implementation
Submitting the Lab
Cubic Fixed Point
Building and Validating the Python Model
System Verilog Implementation
Single Test Case
Multiple Test Cases
Submitting the Lab
Root Solver
Building and Validating the Python Model
Building the Vitis HLS IP
Simulation with the Vitis GUI
Simulation from the Command Line
Submitting the Lab
Line Intersection
Building and Validating the Python Model
Building and Simulating Vitis HLS IP
Building and Simulating Vitis HLS IP
AI Autograder
How to use it
OpenAI Keys
Submitting on Gradescope
Project
AI workflow
Plannng the Project
Final Submission
Example Initial Plans
Example Projects
Robotics Simulation
Conjugate Gradient Matrix Inverse
2D Convolution Accelerator
IP Definition
Design
Evaluation Methodology
Timing and Resource Results
Search Hardware Design
Hardware Design
Project
Example Projects
Example Projects
I will provide some example simple project to give an idea of how to structure a project.
2D convolution accelerator
Table of contents
Robotics Simulation
Conjugate Gradient Matrix Inverse
2D Convolution Accelerator